Performance Considerations

1. Dynamic Partitioning of Resources
   - streaming multiprocessor resources
   - the CUDA occupancy calculator

2. the Compute Visual Profiler
   - getting started with compute prof
   - analysis of the kernel matrixMul

3. Data Prefetching and Instruction Mix
   - registers between global and shared memory
   - maximizing instruction throughput

MCS 572 Lecture 36
Introduction to Supercomputing
Jan Verschelde, 14 November 2016
Performance Considerations

1. Dynamic Partitioning of Resources
   - streaming multiprocessor resources
   - the CUDA occupancy calculator

2. the Compute Visual Profiler
   - getting started with `computeProf`
   - analysis of the kernel `matrixMul`

3. Data Prefetching and Instruction Mix
   - registers between global and shared memory
   - maximizing instruction throughput
Comparing GPUs with respective compute capabilities 1.1, 2.0, 3.5, and 6.0: GeForce 9400M, Tesla C2050/C2070, K20C, P100:

<table>
<thead>
<tr>
<th>compute capability</th>
<th>1.1</th>
<th>2.0</th>
<th>3.5</th>
<th>6.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>maximum number of threads per block</td>
<td>512</td>
<td>1,024</td>
<td></td>
<td></td>
</tr>
<tr>
<td>maximum number of resident blocks per streaming multiprocessor</td>
<td>8</td>
<td>16</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>warp size</td>
<td></td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>maximum number of resident warps per streaming multiprocessor</td>
<td>24</td>
<td>48</td>
<td>64</td>
<td></td>
</tr>
<tr>
<td>maximum number of resident threads per streaming multiprocessor</td>
<td>768</td>
<td>1,536</td>
<td>2,048</td>
<td></td>
</tr>
</tbody>
</table>

Data in the table from the CUDA C Programming Guide appendix G
Dynamic Partitioning of Thread Slots

During runtime, thread slots are partitioned and assigned to thread blocks.

Streaming multiprocessors are versatile by their ability to dynamically partition the thread slots among thread blocks. They can

- either execute many thread blocks of few threads each,
- or execute a few thread blocks of many threads each.

In contrast, fixed partitioning where the number of blocks and threads per block are fixed will lead to waste.

Goal: keep multiprocessors fully occupied.
The Tesla C2050/C2070 has 1,536 thread slots per streaming multiprocessor. As $1,536 = 32 \times 48$, we have

$$\text{number of thread slots} = \text{warp size} \times \text{number of warps per block}.$$ 

For 32 threads per block, we have $1,536/32 = 48$ blocks

$\leftrightarrow$ at most 8 blocks per streaming multiprocessor.

To fully utilize both the block and thread slots, to have 8 blocks, we should have

- $1,536/8 = 192$ threads per block, or
- $192/32 = 6$ warps per block.
interactions between resource limitations – K20C

The K20C has 2,048 thread slots per streaming multiprocessor. As $2,048 = 32 \times 64$, we have

\[
\text{number of thread slots} = \text{warp size} \times \text{number of warps per block}.
\]

For 32 threads per block, we have $2,048/32 = 64$ blocks \iff at most 16 blocks per streaming multiprocessor.

To fully utilize both the block and thread slots, to have 16 blocks, we should have

- $2,048/16 = 128$ threads per block, or
- $128/32 = 4$ warps per block.
The P100 has 2,048 thread slots per streaming multiprocessor. As $2,048 = 32 \times 64$, we have

$$\text{number of thread slots} = \text{warp size} \times \text{number of warps per block}.$$ 

For 32 threads per block, we have $2,048/32 = 64$ blocks

$\leftrightarrow$ at most 32 blocks per streaming multiprocessor.

To fully utilize both the block and thread slots, to have 32 blocks, we should have

- $2,048/32 = 64$ threads per block, or
- $64/32 = 2$ warps per block.
Comparing GPUs with respective compute capabilities 1.1, 2.0, 3.5, and 6.0: GeForce 9400M, Tesla C2050/C2070, K20C, and P100.

<table>
<thead>
<tr>
<th>compute capability</th>
<th>1.1</th>
<th>2.0</th>
<th>3.5</th>
<th>6.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>number of 32-bit registers</td>
<td>8K</td>
<td>32K</td>
<td>64K</td>
<td></td>
</tr>
<tr>
<td>per streaming multiprocessor</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>maximum amount of shared memory</td>
<td>16KB</td>
<td>48KB</td>
<td>64KB</td>
<td></td>
</tr>
<tr>
<td>per streaming multiprocessor</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>number of shared memory banks</td>
<td>16</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>amount of local memory per thread</td>
<td>16KB</td>
<td>512KB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>constant memory size</td>
<td></td>
<td></td>
<td>64KB</td>
<td></td>
</tr>
<tr>
<td>cache working set for constant memory per streaming memory</td>
<td>8KB</td>
<td>10KB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Local memory resides in device memory, so local memory accesses have the same high latency and low bandwidth as global memory.
dynamic partitioning of resources

Registers hold frequently used programmer and compiler-generated variables to reduce access latency and conserve memory bandwidth.

Variables in a kernel that are not arrays are automatically placed into registers.

By dynamically partitioning the registers among blocks, a streaming multiprocessor can accommodate

- more blocks if they require few registers, and
- fewer blocks if they require many registers.

As with block and thread slots, there is a potential interaction between register limitations and other resource limitations.
interactions between resource limitations

Consider the matrix-matrix multiplication example. Assume

- the kernel uses 21 registers, and
- we have 16-by-16 thread blocks.

How many threads can run on each Streaming Multiprocessor (SM)?

1. We calculate the number of registers for each block:
   \[16 \times 16 \times 21 = 5,376\] registers.

2. We have \(32 \times 1,024\) registers per SM:
   \[32 \times 1,024 / 5,376 = 6\] blocks
   and \(6 < 8\) = the maximum number of blocks per SM.

3. We calculate the number of threads per SM:
   \[16 \times 16 \times 6 = 1,536\] threads
   and we can have at most 1,536 threads per SM.
a performance cliff

Suppose we use one extra register, 22 instead of 21.

1. We calculate the number of registers for each block:
   \[ 16 \times 16 \times 22 = 5,632 \text{ registers}. \]

2. We have \[ 32 \times 1,024 \text{ registers per SM:} \]
   \[ 32 \times 1,024 / 5,632 = 5 \text{ blocks}. \]

3. We calculate the number of threads per SM:
   \[ 16 \times 16 \times 5 = 1,280 \text{ threads} \]
   and with 21 registers we could use all 1,536 threads per SM.

Adding one register led to a reduction of 17% in the parallelism.

When a slight increase in one resource leads to a dramatic reduction in parallelism and performance, one speaks of a *performance cliff*. 
Performance Considerations

1. Dynamic Partitioning of Resources
   - streaming multiprocessor resources
   - the CUDA occupancy calculator

2. the Compute Visual Profiler
   - getting started with `computeprof`
   - analysis of the kernel `matrixMul`

3. Data Prefetching and Instruction Mix
   - registers between global and shared memory
   - maximizing instruction throughput
### CUDA GPU Occupancy Calculator

#### Introduction to Supercomputing (MCS 572)

**Performance Considerations**

spreadsheet in /usr/local/cuda/tools

**CUDA GPU Occupancy Calculator**

1. Select Compute Capability (click): 3.5
2. Select Shared Memory Size Config (bytes): 48152

#### 2.) Enter your resource usage:

- Threads Per Block: 256
- Registers Per Thread: 32
- Shared Memory Per Block (bytes): 4096

(Don't edit anything below this line)

3. GPU Occupancy Data is displayed here and in the graphs:

<table>
<thead>
<tr>
<th>Resource</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active Threads per Multiprocessor</td>
<td>2048</td>
</tr>
<tr>
<td>Active Warps per Multiprocessor</td>
<td>64</td>
</tr>
<tr>
<td>Active Thread Blocks per Multiprocessor</td>
<td>8</td>
</tr>
<tr>
<td>Occupancy of each Multiprocessor</td>
<td>100%</td>
</tr>
</tbody>
</table>

#### Physical Limits for GPU Compute Capability: 3.5

- Threads per Warp: 32
- Warps per Multiprocessor: 64
- Threads per Multiprocessor: 2048
- Thread Blocks per Multiprocessor: 16
- Total # of 32-bit registers per Multiprocessor: 65536
- Register allocation unit size: 256
- Register allocation granularity: warp
- Registers per Thread: 256
- Shared Memory per Multiprocessor (bytes): 48152
- Shared Memory Allocation unit size: 256
- Warp allocation granularity: 4
- Maximum Thread Block Size: 1024

#### Allocated Resources

<table>
<thead>
<tr>
<th>Resource</th>
<th>Per Block</th>
<th>Limit Per SM</th>
<th>Allocatable Blocks Per SM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Warps (Threads Per Block / Threads Per Warp)</td>
<td>8</td>
<td>64</td>
<td>8</td>
</tr>
<tr>
<td>Registers (Warp limit per SM due to per-warp reg count)</td>
<td>8</td>
<td>64</td>
<td>8</td>
</tr>
<tr>
<td>Shared Memory (Bytes)</td>
<td>4096</td>
<td>48152</td>
<td>12</td>
</tr>
</tbody>
</table>

*SM is an abbreviation for (Streaming) Multiprocessor

Maximum Thread Blocks Per Multiprocessor: Blocks/SM * Warps/Block = Warps/SM

- Limited by Max Warps or Max Blocks per Multiprocessor: 8
- Limited by Registers per Multiprocessor: 8
- Limited by Shared Memory per Multiprocessor: 12

Note: Occupancy limit is shown in orange

**Physical Max Warps/SM = 64**

**Occupancy = 64 / 64 = 100%**

---

**For more information on NVIDIA CUDA, visit http://developer.nvidia.com/cuda**

Click Here for detailed instructions on how to use this occupancy calculator.
Performance Considerations

1. Dynamic Partitioning of Resources
   - streaming multiprocessor resources
   - the CUDA occupancy calculator

2. the Compute Visual Profiler
   - getting started with computeProf
   - analysis of the kernel matrixMul

3. Data Prefetching and Instruction Mix
   - registers between global and shared memory
   - maximizing instruction throughput
getting started with **compute prof**

Compute Visual Profiler is a graphical user interface based profiling tool to measure performance and to find potential opportunities for optimization in order to achieve maximum performance.

**Login to kepler with ssh -X and go the directory /usr/local/cuda/bin/compute prof to launch the program compute prof.**

We look at one of the example projects **matrix Mul.**
Performance Considerations

1. Dynamic Partitioning of Resources
   - streaming multiprocessor resources
   - the CUDA occupancy calculator

2. the Compute Visual Profiler
   - getting started with computeprof
   - analysis of the kernel matrixMul

3. Data Prefetching and Instruction Mix
   - registers between global and shared memory
   - maximizing instruction throughput
GPU time summary

matrixMul_sizeMult::Device_0::Context_0

- Kernel time = 87.20 % of total GPU time
- Memory copy time = 4.6 % of total GPU time
- Kernel taking maximum time = matrixMul (61.0% of total GPU time)
- Memory copy taking maximum time = memcpyDtoH (3.5% of total GPU time)
- There is no time overlap between memory copies and kernels on GPU
limiting factor identification

Analysis for kernel matrixMul on device Tesla C2050

Summary profiling information for the kernel:
Number of calls: 31
Minimum GPU time(us): 4184.67
Maximum GPU time(us): 4192.67
Average GPU time(us): 4188.50
GPU time (%): 61.04
Grid size: [20 30 1]
Block size: [32 32 1]

Limiting Factor
Achieved Instruction Per Byte Ratio: 10.87 ( Balanced Instruction Per Byte Ratio: 3.57 )
Achieved Occupancy: 0.67 ( Theoretical Occupancy: 0.67 )
IPC: 1.02 ( Maximum IPC: 2 )
Achieved global memory throughput: 10.00 ( Peak global memory throughput(GB/s): 144.00 )

IPC = Instructions Per Cycle
Memory Throughput Analysis for kernel matrixMul on device Tesla C2050

- Kernel requested global memory read throughput (GB/s): 23.47
- Kernel requested global memory write throughput (GB/s): 0.59
- Kernel requested global memory throughput (GB/s): 24.06

- L1 cache read throughput (GB/s): 23.47
- L1 cache global hit ratio (%): 0.00

- Texture cache memory throughput (GB/s): 0.00
- Texture cache hit rate (%): 0.00
- L2 cache texture memory read throughput (GB/s): 0.00

- L2 cache global memory read throughput (GB/s): 23.47
- L2 cache global memory write throughput (GB/s): 0.59
- L2 cache global memory throughput (GB/s): 24.06
- Local memory bus traffic (%): 0.00

- Global memory excess load (%): 0.00
- Global memory excess store (%): 0.00

- Achieved global memory read throughput (GB/s): 9.27
- Achieved global memory write throughput (GB/s): 0.73
- Achieved global memory throughput (GB/s): 10.00

- Peak global memory throughput (GB/s): 144.00
Instruction Throughput Analysis for kernel matrixMul on device Tesla C2050

- IPC: 1.02
- Maximum IPC: 2
- Divergent branches(%): 0.00
- Control flow divergence(%): 0.04
- Replayed Instructions(%): 0.57
  - Global memory replay(%): 2.25
  - Local memory replays(%): 0.00
  - Shared bank conflict replay(%): 0.00
- Shared memory bank conflict per shared memory instruction(%): 0.00

\[
\text{IPC} = \text{Instructions Per Cycle}
\]
Occupancy Analysis for kernel matrixMul on device Tesla C2050

- Kernel details: Grid size: [20 30 1], Block size: [32 32 1]
- Register Ratio: 0.8125 (26624 / 32768) [25 registers per thread]
- Shared Memory Ratio: 0.166667 (8192 / 49152) [8192 bytes per Block]
- Active Blocks per SM: 1 (Maximum Active Blocks per SM: 8)
- Active threads per SM: 1024 (Maximum Active threads per SM: 1536)
- Potential Occupancy: 0.666667 (32 / 48)
- Occupancy limiting factor: Block-Size
Performance Considerations

1. Dynamic Partitioning of Resources
   - streaming multiprocessor resources
   - the CUDA occupancy calculator

2. the Compute Visual Profiler
   - getting started with `compute prof`
   - analysis of the kernel `matrixMul`

3. Data Prefetching and Instruction Mix
   - registers between global and shared memory
   - maximizing instruction throughput
accessing global memory

One of the most important resource limitations is access to global memory and long latencies.

Scheduling other warps while waiting for memory access is powerful, but often not enough.

A complementary to warp scheduling solution is to prefetch the next data elements while processing the current data elements.

Combined with tiling, data prefetching provides extra independent instructions to enable the scheduling of more warps to tolerate long memory access latencies.
prefetching in registers

For the tiled matrix-matrix multiplication, the code below combines prefetching with tiling:

```c
load first tile from global memory into registers;
loop
{
    deposit tile from registers to shared memory;
    __syncthreads();
    load next tile from global memory into registers;
    process current tile;
    __syncthreads();
}
```

The prefetching adds independent instructions between loading the data from global memory and processing the data.
Performance Considerations

1. Dynamic Partitioning of Resources
   - streaming multiprocessor resources
   - the CUDA occupancy calculator

2. the Compute Visual Profiler
   - getting started with `computeProf`
   - analysis of the kernel `matrixMul`

3. Data Prefetching and Instruction Mix
   - registers between global and shared memory
   - maximizing instruction throughput
## Throughput of Arithmetic Instructions

Number of operations per clock cycle per multiprocessor:

<table>
<thead>
<tr>
<th>Compute Capability</th>
<th>1.x</th>
<th>2.0</th>
<th>3.5</th>
<th>6.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit floating-point</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add, multiply, multiply-add</td>
<td>8</td>
<td>32</td>
<td>192</td>
<td>64</td>
</tr>
<tr>
<td>64-bit floating-point</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add, multiply, multiply-add</td>
<td>1</td>
<td>16</td>
<td>64</td>
<td>4</td>
</tr>
<tr>
<td>32-bit integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add, logical operation, shift, compare</td>
<td>8</td>
<td>32</td>
<td>160</td>
<td>128</td>
</tr>
<tr>
<td>32-bit floating-point</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reciprocal, square root, log, exp, sine, cosine</td>
<td>2</td>
<td>4</td>
<td>32</td>
<td>32</td>
</tr>
</tbody>
</table>


**loop unrolling**

Consider the following code snippet:

```c
for(int k = 0; k < m; k++)
    C[i][j] += A[i][k] * B[k][j];
```

Counting all instructions:

- 1 loop branch instruction \((k < m)\);
- 1 loop counter update instruction \((k++)\);
- 3 address arithmetic instructions \(([i][j], [i][k], [k][j])\);
- 2 floating-point arithmetic instructions \((+ \text{ and } \ast)\).

Of the 7 instructions, only 2 are floating point.

Loop unrolling reduces the number of loop branch instructions, loop counter updates, address arithmetic instructions.

**Note:** `gcc -funroll-loops` is enabled with `gcc -O2`. 
summary and exercises

We covered §6.3, §6.4, and §6.5 in the book of Kirk & Hwu; using data from Appendix G in the CUDA programming Guide.

1. Examine the occupancy calculator for the graphics card on your laptop or desktop.

2. Read the user guide of the compute visual profiler and perform a run on GPU code you wrote (of some previous exercise or your code for the third project). Explain the analysis of the kernel.

3. Redo the first “interactions between resource limitations” of this lecture using the specifications for compute capability 1.1.

4. Redo the second “interactions between resource limitations” of this lecture using the specifications for compute capability 1.1.