The Final Exam

on Tuesday 10 December, at 8am, online

2 Sample Exam Questions

- Iimits on speedup
- space time diagram
- registers and shared memory
- convolutions

MCS 572 Lecture 39 Introduction to Supercomputing Jan Verschelde, 25 November 2024

The Final Exam

on Tuesday 10 December, at 8am, online

Sample Exam Questions

- Iimits on speedup
- space time diagram
- registers and shared memory
- convolutions

the final exam

- On Tuesday 10 December, at 8am, online.
- Runs in two versions:
 - without computations, due by 10am, same day.
 - With computations, due on Wednesday 11 December, at 9pm.
- We covered
 - parallel distributed memory computing,
 - parallel shared memory computing, and
 - GPU accelerated computing.

The Final Exam

on Tuesday 10 December, at 8am, online

2

Sample Exam Questions

- Iimits on speedup
- space time diagram
- registers and shared memory
- convolutions

In a computation,

one fifth of all operations must be performed sequentially.

What is the maximum speedup that can be obtained with ten processors?

Justify your answer.


4 3 5 4 3 5

< 6 k

applying Amdahl's Law

Consider a job that takes time *t* on one processor.

Let *R* be the fraction of *t* that must be done sequentially, R = 0.2.



The Final Exam

on Tuesday 10 December, at 8am, online

2 Sample Exam Questions

Iimits on speedup

space time diagram


- registers and shared memory
- convolutions

- Consider a 4-stage pipeline, where each stage requires the same amount of processing time.
- Draw the space time diagram to process 10 units.
- Use the diagram to justify the speedup.

A B F A B F

< 6 k

space time diagram




The space time diagram to process 10 elements:

		1 2	2 3	3 4	1 5	56	3 7	7 8	3 9	9 1	0 1	1 1	2 1	³ ► tiı	
P_0	A_1	<i>B</i> ₁	C_1	<i>D</i> ₁	E_1	F_1	G_1	H_1	<i>I</i> ₁	J_1				, fil	ne
P_1		<i>A</i> ₂	<i>B</i> ₂	<i>C</i> ₂	<i>D</i> ₂	E ₂	F_2	G ₂	H_2	<i>I</i> ₂	J_2				
P_2			<i>A</i> ₃	<i>B</i> ₃	C_3	<i>D</i> ₃	E ₃	F ₃	G ₃	H ₃	<i>I</i> 3	J_3			
P_3				A_4	B_4	C_4	D_4	E_4	F_4	G_4	H_4	<i>I</i> 4	J_4]	
space	,												1	1	

S

the speedup



- Parallel time: 13.
- Sequential time: $10 \times 4 = 40$.

So, the speedup is $40/13 \approx 3.08$.

The Final Exam

on Tuesday 10 December, at 8am, online

Sample Exam Questions

- Iimits on speedup
- space time diagram

registers and shared memory

convolutions

registers and shared memory

Assume a CUDA kernel is launched with 8 thread blocks, with 512 threads in each block.

- The kernel defines a local variable. How many copies of this variable exist during the execution of the kernel?
- The kernel define a variable as shared memory. How many copies of this variable exist during the execution of the kernel?

Justify the number in your answer.

registers and shared memory

Assume a CUDA kernel is launched with 8 thread blocks, with 512 threads in each block.

The kernel defines a local variable. How many copies of this variable exist during the execution of the kernel?

Answer: 8×512 copies of the variable, because local variables are stored in registers, and each thread has its own registers.

registers and shared memory

Assume a CUDA kernel is launched with 8 thread blocks, with 512 threads in each block.

The kernel define a variable as shared memory. How many copies of this variable exist during the execution of the kernel?

Answer: 8 copies of the variable, because shared memory is shared between all threads in a block and because there are 8 blocks, there are 8 copies of the variable.

The Final Exam

on Tuesday 10 December, at 8am, online

Sample Exam Questions

- Iimits on speedup
- space time diagram
- registers and shared memory
- convolutions

TH 161

convolutions

Consider the convolution of two power series given by coefficients in x and y:

$$z_k=\sum_{i=0}^{k}x_iy_{k-1},$$

where z_k is a coefficient of the series $z_0 + z_1 t + z_2 t^2 + \cdots$. A basic implementation is given in the kernel below:

```
__global__ void convolute
( double *x, double *y, double *z )
{
    int k = threadIdx.x; // thread k computes z[k]
    z[k] = x[0]*y[k];
    for(int i=1; i<=k; i++) z[k] = z[k] + x[i]*y[k-i];
}</pre>
```

16/21

CGMA and thread divergence

The kernel on the previous slide is called for one block of threads.

You may assume that the number of threads in the block equals the dimension of the arrays x, y, and z.

- What is the Compute to Global Memory Access ratio for the kernel?
- Change the kernel into an equivalent one using fewer global memory accesses.
- What is the CGMA ratio for your new kernel?
- Explain the thread divergence of the given kernel. Describe a way to eliminate the thread divergence.

Compute to Global Memory Access ratio

```
__global__ void convolute
( double *x, double *y, double *z )
{
    int k = threadIdx.x; // thread k computes z[k]
    z[k] = x[0]*y[k];
    for(int i=1; i<=k; i++) z[k] = z[k] + x[i]*y[k-i];
}</pre>
```

- z[k] = x[0] *y[k] does one multiplication and 3 memory accesses;
- z[k] = z[k] + x[i]*y[k-i] does one addition, one multiplication, and 4 memory accesses.

Therefore, the CGMA ratio is $\frac{1}{3}+\frac{2\mathrm{k}}{4\mathrm{k}}$ for thread $\mathrm{k}.$

a new kernel with fewer memory accesses

```
__global__ void convolute
(double *x, double *y, double *z)
{
  int k = threadIdx.x;
                       // thread k computes z[k]
                          // a register stores z[k]
  double zk;
  ___shared___xv[MAX]; // store x and y
  ____shared___ yv[MAX]; // into shared memory
                   // assume dimension
  xv[k] = x[k];
                        // equals #threads
  vv[k] = v[k];
  syncthreads;
  zk = xv[0] * yv[k];
   for(int i=1; i<=k; i++) zk = zk + xv[i]*vv[k-i];
  z[k] = zk;
```

The CGMA ratio is
$$\frac{1+21}{3}$$

19/21

thread divergence

```
__global__ void convolute
( double *x, double *y, double *z )
{
    int k = threadIdx.x; // thread k computes z[k]
    z[k] = x[0]*y[k];
    for(int i=1; i<=k; i++) z[k] = z[k] + x[i]*y[k-i];
}</pre>
```

Because of the test i<=k, each thread does a different number of operations.

Because all threads in a warp execute the same instruction, executing this kernel will require twice the blockDim.x.

20/21

zero padding eliminates thread divergence

```
___global___ void convolute
(double *x, double *y, double *z)
{
   int k = \text{threadIdx.x}; // thread k computes z[k]
   int dim = blockDim.x;
   double zk:
                           // a register stores z[k]
  shared xv[MAX]; // store x and y
  shared vv[2*MAX]; // into shared memory
   xv[k] = x[k];
                         // assume dimension
   vv[k] = 0.0;
   yv[k] = y[dim+k]; // equals #threads
   ____syncthreads;
   zk = xv[0] * yv[dim+k];
   for(int i=1; i<=dim; i++)</pre>
      zk = zk + xv[i] * yv[k+dim-i];
   z[k] = zk;
}
```